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Modeling Noise Coupling Between Package
and PCB Power/Ground Planes With an
Efficient 2-D FDTD/Lumped Element Method
Ting-Kuang Wang, Sin-Ting Chen, Chi-Wei Tsai, Sung-Mao Wu, James L. Drewniak, Fellow, IEEE, and
Tzong-Lin Wu, Senior Member, IEEE
Abstract—An efficient numerical approach based on the 2-D
finite-difference time-domain (FDTD) method is proposed to
model the power/ground plane noise or simultaneously switching
noise (SSN), including the interconnect effect between the package
and the print circuit board (PCB). The space between the power
and ground planes on the package and PCB are meshed with 2-D
cells. The equivalent – – circuits of the via and the solder
balls connecting the package and PCB can be incorporated into
a 2-D Yee cell based on a novel integral formulation in the time
domain. An efficient recursive updating algorithm is proposed to
fit the lumped networks into the Yee equations. A test sample of a
ball grid array (BGA) package mounted on a PCB was fabricated.
The power/ground noise coupling behavior was measured and
compared with the simulation. The proposed method significantly
reduces the computing time compared with other full-wave numerical approaches.
Index Terms—Ball grid array (BGA), print circuit board (PCB),
signal integrity (SI), simultaneous switching noise (SSN), two-dimensional (2-D) finite-difference time-domain (FDTD) modeling.

I. INTRODUCTION
IMULTANEOUS switching noise (SSN) on power and
ground planes is a primary concern in the design of
advanced high-speed digital systems with fast edge rates,
high clock frequencies, and low voltage levels. In traditional
lead frame packages, the SSN results from the fast transient
switching current passing through the equivalent inductance
of the power or ground leads. As electronic packages have
progressed from lead frame packages, to packages with
power/ground planes in high-speed design, the SSN problem
has progressed from inductance effects to the cavity resonance
between the power and ground planes on the package and print
circuit board (PCB) [1]–[4]. From the chip-level perspective,
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there are two major cavity resonators in the high-speed circuit
package. One is formed by the power/ground planes on the
package substrate, and the other is formed by the power/ground
planes on the PCB. These two cavities are electrically connected through the vertical interconnects comprised of the via
holes on the package or PCB, and the solder balls. On the
BGA package, the SSN can be coupled through the interaction of these two cavities and degrades the power integrity of
the packaged integrated circuits. Understanding the coupling
mechanism between these two cavities and their impact on
system power integrity is important for package designers to
manage noise coupling and SSN. In addition, developing an
efficient numerical approach that includes the mutual coupling
between the two power/ground planes cavities is also essential
to anticipate and predict the SSN behavior, both in time domains and frequency domains from the chip-level perspective.
Several methodologies have been reported for modeling of
power/ground plane noise. Three-dimensional full-wave approaches include the method of moments (MoM) with integral
equations [5], [6], the partial element equivalent circuit (PEEC)
method with retardation effects [7], [8], and the finite-difference time-domain method (FDTD) with broadband responses
in one simulation [9], [10]. These methods can accurately
model the power/ground plane structure, but require substantial
computing resources. Several efficient approaches based on
2-D approximations have been developed, such as a cavity
resonator method [11], [12], a transmission-line grid method
[13], and a finite-difference frequency-domain method [14].
In this work, an efficient 2-D FDTD approach is proposed
to model the power delivery network (PDN), including the interconnect coupling between the package and PCB. The equivalent – – circuit networks of the via and the solder balls
connecting between the package and PCB can be incorporated
into 2-D Yee cells based on an integral formulation in the time
domain. An efficient recursive updating algorithm is proposed
to fit the lumped networks into the Yee equations. Although the
well-known lumped-element FDTD (LE-FDTD) has been proposed to include a lumped element into FDTD modeling [15],
[16], several cells for the interconnect modeling between the
package and PCB with several lumped elements are needed. Because the interconnects between the PCB and the package are
vertical to the power/ground planes, 3-D modeling is needed
when using the LE-FDTD approach. In addition, the distribution
of the lumped networks over the FDTD grids leads to numerical
inaccuracy as the number of lumped elements is increased in a
two-port connection [17]. The approach proposed includes all
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the lumped elements into one cell in the 2-D FDTD, and provides good accuracy. In addition, the computing time can be
significantly reduced based on the 2-D FDTD method compared
with other full-wave approaches.
A test sample comprised of a ball grid array (BGA) package
mounted on a PCB was fabricated. The power/ground noise coupling behavior was measured and compared with the simulation
based on the proposed 2-D FDTD method. In addition, the effect
of decoupling capacitors on the PDN response is numerically
and experimentally demonstrated. The mechanism of noise coupling between the package and PCB is also shown in this paper.
Section II describes the novel recursive algorithm including the
interconnect between the package and PCB based on the integral
formulations of 2-D FDTD method. Section III demonstrates the
proposed modeling approach by comparing with measurement.
II. TWO-DIMENSIONAL FDTD/LUMPED ELEMENT
FORMULATION
A two-port lumped network is used to demonstrate the algorithm for incorporating lumped networks into the 2-D FDTD
method for simplicity. In a general, two-port network consisting
of passive , , and elements, the voltage and current at Port
1 and Port 2 can be related in the frequency domain as
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where

(3a)

(3b)
or 2, and
to
,
,
, or
,
with
to
,
,
, or
. It is noted
and
are the th order and th order summation at time step
,
respectively. Rearranging (2), the voltage-current relation can
be written as

(4)
where

(5a)

(5b)
(1)

(5c)

, and the coefficients
and
(
or
where
) are obtained by the series or shunt combination of the , ,
lumped elements with their corresponding impedance , ,
, respectively. The elements in the admittance and
and
impedance matrices in (1) are arranged as a polynomial of
in order to relate the voltage and current in the integral form in
the time domain. Taking the inverse Fourier transform of (1) and
discretizing it in the time domain, the voltage and current at time
can be related as
step

(5d)

(5e)
(5f)
and

(6a)
(6b)
or 2. Separating
with
(4) can be rearranged as

and

with other terms,

(2)
(7)
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Fig. 1. (a) Top view of the BGA package. (b) Bottom view of the BGA package. (c) Measurement configuration for the BGA package attached on the PCB.
(d) Cross section of the test sample.

The two-port update equation for
with the lumped networks is

in FDTD for the cells

and
where
of (3b) and (6b) as

results from a similar treatment
(10b)

(8)
Substituting (7) into (8) and using
, the update equation for
at the cell with the lumped networks is
obtained as

(9)
and
Critical to efficiently updating (9) is calculating
efficiently. The recursive updating form of
can
be obtained by employing the definition of (3a) into (6a), and is
expressed as

(10a)

.
where
The algorithm can be summarized in the following steps for
each time step.
Step 1) Express the two-port lumped networks as the
impedance/admittance matrix form of (1) and
and
(
obtain the coefficients of
or 2). Calculate the matrices and according to
(5a) and (5b).
and
with the recursive upStep 2) Calculate
dating formulations (10a) and (10b).
Step 3) Calculate
and
using (5c) and (5d).
from (9).
Step 4) Obtain the two-port
Step 5) Go to Step 2 for the next time update.
III. POWER/GROUND PLANE NOISE COUPLING
A. Measurement and Modeling Setup
Fig. 1(a) and (b) shows the top and bottom view of a BGA
package sample, respectively. In the center of the top layer,
there is a square ground plane of side length 10.5 mm and
a square power ring of 11.4 mm side length surrounding the
ground plane. The line width of the power ring is 0.25 mm
and the edge to edge distance between the power ring and the
ground plane on the top layer is 0.2 mm. The solder ball array is
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Fig. 2. Relation between the 2-D FDTD and the interconnection matrix.

designed on the bottom layer and, as shown in Fig. 1(b), there
are 16 ground balls surrounded by another 16 power balls. As
shown in Fig. 1(c), the BGA package of 2.7 cm 2.7 cm is
electrically mounted on a test PCB of 10 cm 8 cm through 32
diameter. The BGA package is located
solder balls of 670
at 1.5 cm and 1 cm distance from the PCB left and top edge, respectively. Fig. 1(d) shows the cross section of the test sample.
The BGA package consists of four copper layers with a total
. The inner two layers are ground
substrate thickness of 350
and power layers with 150
spacing. A two layer PCB with
are the power and ground planes
substrate thickness 700
on the PCB. The dielectric constant of the BGA and PCB is
4.3. The PDN of the BGA package is electrically connected
with that of the PCB by 16 pairs of power and ground balls.
-parameters of the PDN were measured with a vector network
analyzer (HP8510C) from 50 MHz to 2 GHz using a Cascade
Microtech probe station with two 450- -pitch GS probes.
Fig. 2 shows the modeling concept of the 2-D FDTD, including the equivalent circuit model for the interconnects. The
space between the power and ground planes on the package and
. The vias
PCB are meshed with 2-D cells of
and solder balls that connect between the package and PCB are
equivalently modeled by lumped inductors in series. As shown
and
are the self-inductance of the vias
in Fig. 3,
between power/ground plane of the package and PCB, respecis the self-inductance of the solder balls. The
tively.
is the mutual inductance between the power and ground balls.
The self inductance associated with the via or balls can be approximated as [18]–[20]

(11)
, and are the lengths of the longer and
where
shorter edges of the planes, is the radius of the via, and is the
thickness of the planes. The self inductance of the solder balls
are calculated by assuming it is a metal cylinder with the same
length and diameter. The mutual inductance between two balls
can be approximated as [18]–[20]

(12)
where is spacing between two vias. The calculated inductance
,
,
,
are 0.71, 0.19, 0.52, and 0.02 nH,
for
respectively. Each power/ground interconnects pair is modeled
by a two-port equivalent lumped network, as shown in Fig. 2,

Fig. 3. Equivalent circuit model based on the geometry of the combined
structure.

and linked with the 2-D FDTD updating algorithm based on the
proposed recursive algorithm. The parasitic capacitance of the
interconnections is neglected.
B. SSN Coupling Between Package and PCB
of the
Fig. 4 demonstrates the measured and simulated
PDN with the excitation and receive ports at (22 mm, 73 mm)
and (35 mm, 73 mm), respectively. The left lower corner of the
package is defined as (0, 0) here. The agreement between the
proposed 2-D FDTD and measurement is good, and the proposed approach predicts the noise coupling behavior for the
PDN combining the package and PCB from dc to 2 GHz. Simulated results using FEM are also presented in this figure for comparison. Agreement between these two numerical approaches is
good as well. A discrepancy exists at frequencies above 1.4 GHz
between numerical results either from FEM or the proposed
2-D FDTD/lumped element approach and the experimental results. It could be caused by the perforated power and ground
planes in the BGA package sample. They are, however, modeled as solid perfect conductors in these two numerical simulations. As shown in Fig. 1(b), there are over 400 through via
holes on the BGA package, and these holes on the planes will
increase the effective inductance of the vertical interconnection
between package and PCB, which is not accounted for in the
simulation. The computing time to obtain the -parameter responses as shown in Fig. 4 is over 20 h with the 3-D FEM
based method, but less than 3 min by the proposed approach.
The computing hardware is a personal computer with a Pentium 4 CPU and 1GB memory. In order to understand the interaction between the planes on the distributed PDN, Fig. 5 shows
for three different PDN combinations. The
the measured
combinations are the package only, PCB only, and the PCB
of the PCB only,
with package attached. In measuring the
the two ports are located at the positions just beneath the ports
of the package as it is attached on the PCB shown as Fig. 1.
The PDN of the package behaves as a pure capacitor for frequencies up to 2 GHz, because the first cavity resonance occurs
above 2.8 GHz due to its small size. In this frequency range,
the noise coupling on the package significantly decreases as the
frequency is increased. For the PCB planes only, there are several noise coupling peaks occurring at 0.76, 0.95, 1.22, 1.52, and
1.79 GHz. These peaks correspond to the resonant cavity modes
,
,
,
,
, respectively. Comparing
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.Fig. 6. Equivalent circuit model of the combined PDN for the first peak in Fig. 5

Fig. 4. Measurement and 2-D FDTD/lumped element simulation of the BGA
package attached on the PCB.

Fig. 5. Measured
interaction.

j

S

j

of the PDN demonstrating the package/PCB

these two cases, the PCB planes provide better noise suppression below approximate 0.7 GHz than the package planes only
due to larger parallel-plate capacitance. At higher frequencies,
the PCB planes have higher noise coupling than the package
planes because of the larger resonant cavity with lower resonance frequencies. With the package mounted on the PCB, the
noise coupling seen on the package shows interactions between
the package and PCB. As shown in Fig. 5, the PDN behavior
for
is derived by the two shunted capacitors (
for package) at frequencies below
PCB and
0.4 GHz. At frequencies above 0.4 GHz, there are four peaks.
The first peak at 0.58 GHz could be explained as the parallel
resonance of the capacitance of the package and PCB and the
of the interconnection
equivalent inductance
between the package and PCB, as shown in Fig. 6. The resonant
frequency can be calculated as

(13)
The equivalent inductance is estimated as 0.48 nH, which is
larger than the total shunting inductance of the vias and balls

Fig. 7. Current distribution of this multilayer structure at peak frequencies.
(a) 900 MHz. (b) 1.1 GHz.

calculated by (11). This larger estimation is due to the consideration of the perforated power and ground plane effects near the
are due to the cavity
solder balls. The next three peaks in
resonance coupling between the PCB and the package.
The calculated vector current distributions on the power plane
of the PCB are shown in Fig. 7(a) and (b) at the second and
third peak frequencies, 0.9 GHz and 1.1 GHz, respectively. It is
clearly seen that the current distributions are similar to those of
and
modes on the PCB power/ground
the cavity
planes. Because the power noise fed through the package excites
and
modes inside the PCB, the energy
the resonant
of the resonant modes is coupled to the BGA packages through
at 1.45 GHz is due to the
the solder balls. The last peak in
mode on the PCB cavity.
higher-order
C. Decoupling Capacitor Effect on the PDN Response
for the combined PDN of the
Fig. 8(a) shows the
package and PCB with eight 100 nF SMT decoupling capacitors on the PCB. As shown in Fig. 8(b), these capacitors are
placed around the package with locations indicated in the figure.
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Fig. 9. Equivalent circuit model of the combined PDN with the decoupling
capacitors placed on the PCB.

Fig. 10. jS j of the lumped model for the combined PDN with the decoupling
capacitors placed on the PCB.
Fig. 8. (a) Comparison of the jS j between eight capacitors and no capacitors
on the PCB. (b) Arrangement of the decoupling capacitors on the PCB.

Comparing the measured and modeled results in Fig. 8(a), the
proposed 2-D FDTD modeling algorithm agrees well with
the measurement including the decoupling capacitors. Each
capacitor is modeled as a lumped one-port network in the 2-D
FDTD method with an equivalent series inductance (ESL) of
0.512 nH. The computing time for obtaining the parameter
response is also less than 3 min. The previous measured result
for the combined PDN with no decoupling capacitors is also
is significantly decreased
shown for comparison. The
below approximately 200 MHz, because there is a transfer
impedance zero at approximately 23 MHz, which results from
the series resonance of the decoupling capacitors and their ESL.
However, in the frequency range between 200 and 500 MHz,
the PDN with eight capacitors on the PCB has a noise peak
at approximately 400 MHz. The reason could be the parallel
resonance of the ESL of the decoupling capacitor and the
shunting capacitance of the PCB and package. Fig. 9 shows
the equivalent lumped model of the combined PDN with eight
placed on the PCB.
decoupling capacitors
in Fig. 9 is obtained by shunting eight ESL of decouThe
of the lumped model
pling capacitors. Fig. 10 shows the
and the measurement result. Good agreement is seen. It is
noted that this agreement is fitted by simultaneously increasing
the parallel-plate capacitance of the PCB and decreasing the
total capacitance of the eight decoupling capacitors by a small
, i.e.,
number

and
. The reason for the
adjustment could be explained by the variation of the PCB
capacitance due to the soldering of these eight decoupling capacitors on PCB. Above 500 MHz, the noise coupling behavior
is similar to the case without SMT capacitors on the PCB.
There are many factors that can influence the noise coupling
behavior with using SMT decoupling capacitors, such as the
capacitor number, capacitor value, capacitor locations (on the
package or on the PCB), and so on. The focus of this work is on
the time-domain modeling and its validity, and the PDN designs
are not discussed here.
IV. CONCLUSION
An efficient numerical approach based on the 2-D FDTD
method is proposed to model the power/ground plane noise
coupling on the PDN including the interconnects between the
package and PCB. The equivalent – – circuits of the via
and the solder balls connecting between the package and PCB
can be incorporated into the 2-D Yee cells based on an integral
formulation in the time domain. An efficient recursive updating
algorithm is proposed to fit these lumped networks into the
Yee equations. A test sample with BGA package attached on
a PCB was fabricated, and its noise coupling behavior was
measured and compared with the numerical results. The effect
of decoupling capacitor on the power noise coupling was also
modeled numerically and demonstrated experimentally. The
proposed approach predicts the results well. In addition, the
computing efficiency is significantly improved for the proposed
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approach as compared with the other 3-D-based methods. The
stability issue is not discussed here, and it will be our further
research.
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